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Abstract— AFDX is designed for deterministic communications 
in avionics sensor networks embedded in large aircraft such as 
the Airbus A380 and Boeing 787. This paper proposes to apply 
the AFDX concept to space domain since there are increasing 
requirements to develop a similar system in spacecraft. In this 
paper, the AFDX switch is comprehensively studied and analyzed 
to provide a tailorisation of the standard for applicability to the 
space domain. The evaluation results show that AFDX can be 
efficiently adapted for space on-board data networks to provide 
deterministic communications even in asynchronized and high-
traffic networks.  
 
Index Terms— ARINC-664, AFDX, Avionics Full-Duplex 
Switched Ethernet, Space on-board data network, IMA, 
Integrated Modular Avionics 
I. INTRODUCTION 
eterministic communications are crucial and significantly 
demanded for military communication especially in 
avionics sensor systems. There are several applications 
relying on the deterministic communications of both aircraft 
and spacecraft such as statistical detection of anomalous pilot-
aircraft interactions, and sensory information exchange for safe 
spacecraft landing [1-4]. The pioneer concept [5] of the 
traditional avionics communications developed in 1990 is 
based on the principle that a set of resources, such as one 
computer and one dedicated network or data bus, is dedicated 
to only one function. This becomes very challenging to 
interconnect all the devices. A lot of cable also raises concerns 
regarding installation, maintenance, cost, and reparation. It is 
obviously not cost-effective approach.  
 Integrated Modular Avionics (IMA) architectures [6] is 
introduced based on the resource sharing, such as sharing 
capability of processing units, electronic devices, and networks 
or data buses. The IMA standard mainly defines time and 
space partitioning of processing units. The standard also 
addresses policies and several APIs for communication and 
resource sharing. Therefore, Time-Triggered Protocol (TTP) 
[7-9] with a shared bus has emerged as a new protocol in 
distributed avionics real time system. TTP can achieve the 
maximum bandwidth of 5Mbps and satisfy rigid requirements 
of avionics systems in terms of reliability and real-time 
communications. TTP transfers the data frames by means of 
radio propagation using TDMA multiplexing and the global 
clock. TTP can improve determinism, security, and reliability 
of distribution avionics communications. 
The resource sharing concept then becomes more promising 
and concrete in early 2000 through Avionics Full-Duplex 
Switched Ethernet (AFDX) standard initiated by Airbus [10-
11] and developed in Airbus 380 and Boeing 787 aircrafts [12-
13] shown in Figure 1. Aeronautical Radio, Incorporated or 
ARINC-664 Part 7 specification [14] is the AFDX standard 
providing technology for network I/O in IMA architectures 
and offering hardware assisted service, determinism and 
standardization as a minimum to efficiently deal with 
flexibility, scalability, reliability, and security in space on-
board data networks. Since AFDX is currently implemented in 
avionics industry, it is of interest for the space industry to 
investigate if similar technology could be adapted to the space 
domain due to very similar requirements.  
Table I shows a comparison of Ethernet, TTP, and AFDX 
specifications for deterministic communications [15]. Both 
AFDX and TTP achieve in providing deterministic 
communications except Ethernet. TTP relies on robust fault-
tolerant synchronization, tight control of jitter, TDMA 
communication, and scheduled exchange of data frames. 
However, it has a strict limitation in term of communication 
bandwidth. In contrast, ADFX achieves much higher 
bandwidth, while providing a good control of jitter and real-
time communications. Thus, AFDX becomes more suitable to 
support a wider range of systems and applications, such as 
deterministic backbone, IMA 1G, core avionics systems, 
modular control, and by-wire systems.  
 
 
Figure 1 AFDX equipped aircraft [12-13] 
Therefore, this paper aims to evaluate the performance of 
AFDX communication switch for applying this ARINC-664 
standard into space on-board data networks. The ARINC 664 
part 7 will be analyzed to provide a tailorisation of the 
standard for applicability to the space domain. The evaluation 
will focus on network capability, full duplex and physical 
interconnection, traffic policy, virtual link, bandwidth 
allocation gap concept, redundancy, filtering, integrity, and 
network management function. 
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 Therefore, the main objectives of the paper can be 
summarized into three folds as follows;  
- Study an impact of high network load on AFDX’s 
performance: In a high traffic network, AFDX can 
achieve in providing high data integrity 
and deterministic timing, such as 100% reception rate and 
bounded end-to-end jitter. 
- Study an impact of loose time synchronization on 
AFDX’s performance: AFDX is robust to a network with 
loose time synchronization; i.e. time drift, by achieving 
high data reception rate and deterministic delay time. 
- Study an impact of unexpected event on AFDX’s 
performance: AFDX can maintain high system 
performance in respect to impacts of unexpected events, 
such as an unfunctional hardware causing anomaly large 
communication delay jitter. 
The rest of the paper is organized as follows. Section II 
gives an overview of AFDX standard. The detail of system 
models and configurations is described in Section III. Section 
IV provides the performance evaluations and analysis of the 
AFDX switch as well as its applicability in space on-board 
data networks. Finally, Section V concludes the paper and 
provides guidelines for future implementation. 
 
 
Figure 2 AFDX End System protocol layers 
II. AFDX OVERVIEW 
AFDX [16-20] is defined as a deterministic network used 
for the aircraft system. The AFDX standard is included in the 
ARINC specification 664 as part 7. The standard consists of 
four major functional layers: network application layer, 
transport, network, and data link. A complete AFDX network 
consists of two kinds of components: End System (ES) and 
Switch. A suite of functional elements operate on an AFDX 
End System to sequentially process data sending and reception 
is depicted in Figure 2.  
A. AFDX End System 
The design of AFDX End System (ES) is to provide service 
of guaranteeing secure and reliable data exchange amongst the 
partition software. Each avionics computer system is equipped 
with an End System as its network interface through which the 
host applications on the avionics system, i.e. avionics 
subsystems, can communicate with other avionics computer 
systems.   
1) Virtual Link and MAC Addressing 
The concept of Virtual Link is used in an AFDX network to 
build virtual connections for both sides of communications. 
The virtual links isolate the underlying available bandwidth of 
physical connection, which therefore provide feasibility for a 
host application to allocate multiple communication channels. 
The mechanism of isolation is also helpful in protecting 
individual Virtual Link from being affected by other Virtual 
Links sharing the same physical bandwidth.  
A Virtual Link is a logical unidirectional connection which 
originates from a source End System to one or more 
destination End Systems. As specified in the AFDX standard, 
an End System can have receive VLs and / or transmit VLs. 
However, it should be assured that each transmit VL can 
originate from only one End System, but it may represent 
multiple recipients on an AFDX network. The AFDX switch 
will analyze the Virtual Link ID of the received frame to 
determine which output ports the frame can be dispatched to.  
Figure 3 illustrates an example of packet routing. 
 
 
 
Figure 3 Example packet routing 
TABLE I 
COMPARISON OF TTP AND AFDX SPECIFICATIONS   
 Standards 
Specifications Ethernet TTP AFDX 
Network Traditional Ethernet Deterministic Fieldbus Deterministic Ethernet 
Media Access Full Duplex, Switched Scheduled Communication, TDMA Full Duplex, Switched 
Bandwidth 1Gbps and higher Up to 5 Mbps (BUS), and 20 Mbps (STAR) Up to 1 Gbps 
Determinism Non-Deterministic: Best Effort Deterministic: Defined fixed latency, jitter, and 
frame order 
Deterministic: Defined maximum latency for all 
Virtual Links 
Frame Size Up to 1522 Bytes Up to 248 Bytes Up to 1518 Bytes 
Redundancy No Yes Yes 
Fault Tolerant System Clock No Yes No 
Real-Time Limited Yes Yes 
Hard Real Time No Yes Limited 
Target Application Standard LAN Modular Control and Deterministic By-Wire 
Systems 
Deterministic Backbone, IMA 1G, Core Avionics 
Systems, Modular Control, By-Wire Systems 
 
 2) Algorithm of Flow & Traffic Control and Scheduling 
Two parameters are defined to regulate the traffic carried by 
VL(s): Bandwidth Allocation Gap (BAG) and jitter. BAG 
specifies the minimum time interval between the first bits of 
two consecutive frames on the same VL. Figure 4 shows an 
example of traffic regulation on a Virtual Link. 
 
Figure 4 Regulator input and output 
In Figure 4, if the data flow inputted into a regulator is 
unregulated, the possible consequence could be congestion on 
an End System’s output port, especially when a Virtual Link is 
under heavy load. The unpredictable arrival of data packets 
could lead to inefficient bandwidth usage. The idea of BAG is 
to shape data flow by defining minimum timeslot between two 
consecutive frames.  Specifically, only one data fame is 
allowed to be processed within each slot, and the processing 
should start from the beginning of a slot (illustrated as 
“Regulator Output” in Figure 4), by which the performance of 
network communication is possible to be predicted and 
measured. BAG is a value ranging in power of 2 from 0 to 7 
(i.e. from 1 to 128 milliseconds).   
As mentioned before, an End System could be featured with 
multiple Virtual Links. A specific virtual link scheduler is 
needed to multiplex data frames from different Virtual Links 
onto the same physical Ethernet link (as shown in Figure 5). 
 
 
Figure 5 Virtual link scheduler 
In Figure 5, multiple regulated traffics are fed into a unified 
scheduler. Jitter will not be present when traffic is processed 
by traffic regulator which works on per-link basis. However 
certain jitter is measurable on multiplexed flow due to the 
process delay on the Scheduler MUX. AFDX standard 
specifically defines the concept of Jitter, which is used to 
bound the upper limit of transmit latency between the start of a 
BAG and the first sent bit of the frame being transmitted 
within the corresponding slot.   
Jitter is applied at the output of an End System, i.e. the 
output of a scheduler, to measure the contention of data frames 
when a scheduler is scheduling VLs (Figure 6).  
 
 
Figure 6 Virtual Link scheduling with jitter 
The range of jitter for each VL at the output of an End 
System defined in the standard can be calculated as follows: 
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Virtual Link, Nbw is the link bandwidth in Mbps (e.g. 10 
Mbps, 100 Mbps). Equitation (1) is for an end system having a 
small number of Virtual Links with small frame sizes. 
Equitation (2) is the upper limit for all cases of Virtual Links 
on an end system.   
Each Virtual Link must be assigned with a certain BAG and 
Lmax. The selection of BAG and Lmax for a Virtual Link 
depends on the designed traffic load.  
3) Redundancy Management 
Redundancy management in an AFDX network is achieved 
through employing independent and redundant networks.  If 
redundancy management is enabled, each End System 
connects to two networks, i.e. network A and B, and send data 
packet through these two networks respectively. A sequence 
number is added to each frame and increase on each 
successive frame. Upon receipt of data frames, the receiving 
End System would check the frame with the policy of “First 
Valid wins”, which means the first valid frame received by the 
destination End System, will be accepted. The secondly 
received or invalid frame will be simply discarded.  
B. AFDX Switch 
AFDX switch is the device that interconnects both 
communicating End Systems, and polices data traffic 
according to the specified configurations. There are five 
functional blocks defined for an AFDX switch, Filtering & 
Policing Function, Switching Function, End System, 
Configuration Tables and Monitoring Function (as shown in 
Figure 7). 
 
End System
Monitoring
Function
Switching Function
Filtering &
Policing Function
Configuration
Tables
 
Figure 7 AFDX switch function blocks 
1) Filtering and Policing Function 
Filtering function means only valid frames will be accepted 
by a switch. The validation includes frame size, frame 
 integrity, and frame destination. If validation fails, the invalid 
frame will be discarded.  
An algorithm for policing traffic on a switch is described in 
the AFDX specification. Traffic policing operating on a switch 
is for performing traffic control on each virtual link. A virtual 
link is defined with certain properties regulating the traffic it 
carries, such as the identification of recipients, minimum gap 
between two frames. Each received frame is policed with the 
configuration parameters assigned to the Virtual Link which 
conveys the frame. The parameters are based on BAG, Jitter, 
S
max
 (maximum frame size for the corresponding Virtual Link), 
and S
min
 (minimum frame size for the corresponding Virtual 
Link).  
The AFDX standard specifies the use of algorithm, “token 
bucket”, to validate the eligibility of each packet. An AFDX 
switch maintains an account, also called as AC and expressed 
in bytes, for each Virtual Link connects to it. For example, ACi 
corresponds to VLi. Another three parameters are also 
employed to cooperate the use of AC, Si
max 
(the maximum 
frame size for VLi , which is a configurable parameter in the 
range of 84-1538 bytes), Si
min
 (the minimum frame size for 
VLi, which is a configurable parameter in the range of 84-1538 
bytes), and Si (the frame size of currently received packet on 
VLi). 
ACi is initially set to Si
max
(1+Ji
max
/BAGi), which is also the 
upper limit of ACi. Ji
max
 denotes the maximum credit on switch 
for VLi. Then ACi is credited as time elapsing and proportional 
to Si
max
/BAGi. This proportion rate is equal to the allowed 
average flow rate on VLi during each BAGi. AFDX 
technology specifies two kinds of traffic policing account, byte 
based and frame based. An AFDX network can implement 
either of them or both. 
 
For byte-based traffic policing: 
 If remaining byte ACi is greater than Si, the frame is 
accepted and ACi is debited by Si. 
 If remaining byte ACi is less than Si, the frame is discarded. 
ACi will not be changed. 
 
For frame-based traffic policing: 
 If remaining frame ACi is greater than Si
max
, the frame is 
accepted and ACi is debited by Si
max
. 
 If remaining frame ACi is less than Si
max
, the frame is 
discarded. ACi will not be changed. 
 
 
Figure 8 Example of frame based traffic policing with Jitter=BAG/2 
 
Traffic policing algorithm can effectively avoid acceptance 
of false packet not conforming deterministic characteristic. An 
example of frame-based traffic policing with Ji
max
=BAGi/2 is 
shown in Figure 8. 
In Figure 8, the initial value of ACi is Si
max
(1+Ji
max
/BAGi). 
When packet 1 arrives at the beginning of BAGi where no 
jitter is present, this packet is accepted by switch since ACi is 
greater than Si
max
. Accordingly, ACi is immediately debited by 
Si
max
. Due to the proportional increment on ACi, it recovers to 
Si
max
(1+Ji
max
/BAGi) at the beginning of second BAGi. When 
packet 2 arrives just at Ji
max
, it is also able to be accepted as the 
acceptance condition of ACi is satisfied. Similar situation 
happens to the arrival of packet 3 and 4. When packet 4 is 
accepted, ACi has been completely consumed. According to 
the definition of ACi, it corresponds to the time necessarily 
required to process a packet assuming it is with maximum 
frame size, i.e. Si
max
. Before ACi recovers to Si
max
, no new 
packet should be accepted as the processing of previous packet 
may not complete. Take packet 5 as an example, when it 
arrives, ACi just recovers to a value less than Si
max
. Then 
packet 5 should be discarded. Otherwise, the bandwidth of VLi 
could be insufficient. By using ACi as a parameter to measure 
the bandwidth available for use, frame-based traffic policing 
algorithm can effectively regulate traffic on a switch. Carrying 
out further study and design for achieving a proper 
implementation of traffic policing is therefore the major 
challenge in simulation work. 
2) Switching Function 
Each AFDX switch maintains a configuration table, from 
which the destination MAC address of a received frame can be 
mapped to corresponding output port(s) to which the frame 
should be forwarded. A switch should be capable of receiving 
frames on any port, and forward them to any combination of 
ports. This is to ensure the integrity of Virtual Link 
communication protocols. For example, an End System could 
send data through a Virtual Link, when a host application on 
the sending End System is also one of the recipients.  Allowing 
an AFDX switch to forward frame to the original sender from 
which it was received can increase system’s portability. The 
AFDX standard also specifies that an AFDX switch can 
accommodate priority based mechanism to manage the 
sequence of packet dispatching. 
3) Switch End System Function 
As specified by the AFDX standard, an AFDX switch 
should comply with all the requirements designed for an End 
System except for the redundancy management. 
4) Configuration Tables 
Each AFDX switch should support the use of configuration 
tables with two models: Default_Configuration_File which is 
used when a switch is empty or being dataloaded, and 
OPS_Configuration_File which is used when a switch is in 
Operational mode. The configuration tables should contain the 
parameters for switch to perform filtering and policing 
function, switching function and End System function. 
5) Monitoring Function 
 The AFDX monitoring function consists of three aspects: 
Management Information Base (MIB) for each AFDX 
component to record its internal information, Simple Network 
Management Protocol (SNMP) operating on each AFDX 
component to communicate with the Network Management 
Function, and Network Management Function to control and 
manage all network related issues.  
III. SYSTEM MODELS AND CONFIGURATIONS 
This section describes the system models as well as its 
default configurations based on the requirements of typical 
spacecraft. 
A. System Models 
The use case system model in the simulation is shown in 
Figure 9. Based on the topology provided as representative 
one for space domain, the system model consists of 16 AFDX 
End Systems (ES) that communicate to On-Board Computer 
(OBC). There are 2 Virtual Links (VL) for each ES as 
expected by the data profile analysis. OBC will receive 32 VLs 
in total. To simplify the simulation, we consider same 
messages for all end systems with 2ms Bandwidth Allocation 
Gap (BAG). The simulation will present 
 
 6 end systems which are ES1 to ES6 (12 TX VLs) 
 Another end system (EM) that emulates a switch connected 
to other 10 end systems (20 TX VLs) 
 One AFDX switch 
 The OBC that will receive all the messages (32 RX VLs) 
 2 VLs of each end system with a configuration of 2ms BAG. 
On the end systems and the switch emulator (also 
considered as one end system), one VL will be transmitted on 
the first 1ms slot and the second VL will be transmitted on the 
second 1ms slot. On the switch, First-In-First-Out queues 
(FIFO) are implemented in all 8 physical ports (7 input ports 
and 1 output port). The switch’s scheduling technique as the 
default is Round Robin (RR). The switch processing time is 
assumed to be 10µs (excluding queuing delay in the switch). 
 
 
Figure 9 Use Case System Model 
 
Figure 10 End System Model 
1) End System Model 
As previously presented, there are 16 end systems in the 
simulation scenario, which have the same architecture and are 
modeled as shown in Figure 10.  
The end system consists of several modules for both 
transmission and reception sides of view. Each module has 
different functions and is dependent from other modules. The 
configuration of each module can be read directly from an 
external configuration file, such as XML file. The detail of 
each module is presented as follows. 
 Partition module acts as a source and destination of 
messages. Applications running in the partition module of 
the transmission side will generate messages regularly 
according to its configuration, such as data frequency, 
while applications running in the partition module of the 
reception side need to know what kind of data is expected 
to receive and pass them to users. 
 TxLogicalPort module is a logical port defined for each 
virtual link, which links messages from the partition 
module to a TxVLQueue module. 
 TxVLQueue module acts as the message buffer before 
passing the messages to the traffic regulator. The buffer 
size of the TxVLQueue module can be automatically 
configured using parameter values from the external XML 
configuration file. 
 Regulator module regulates the traffic of each virtual link 
based on BAG values read from the XML file. 
 Scheduler (Multiplexer) module schedules the traffic for 
transmission. In our simulation, the scheduler is assumed 
to be Round Robin.  
 Duplicator module makes a copy of all messages before 
transmission for redundancy management (RM). Each 
copy of the messages will be passed to different 
transmission queues waiting for transmission via different 
network interfaces. However, if the message redundancy 
 management is disabled, the duplicator module will not 
make any copies of the messages, but only pass the 
original message to the main network interface. 
 TxQueue Module is used to store messages while waiting 
for an available communication channel. 
 ESPort modules are physical ports to transmit a message 
to different physical communication links, once channels 
have been sensed idle, and take messages from the 
network according to the corresponding virtual link 
identification. There are 2 ESPort modules, which are 
ESPort1 and ESPort2 for redundancy management. 
 RxQueue Module is used to store received messages for 
integrity check. 
 IntegrityChecker module validates the message integrity 
and passes only valid messages through the selector 
module.  
 Selector module is a part of redundancy management to 
select only one copy of massages which may be received 
twice. The selection policy here is assumed to be first-
arrival win policy. The select messages will send to the 
upper module. 
 De-Multiplexer module passes messages of different 
virtual link to the according RxVLQueue module. 
 RxVLQueue module stores messages of each virtual link 
and passes them through the appropriate logical port. 
 RxLogicalPort module is a logical port defined for each 
virtual link which links messages from the RxVLQueue 
module to the partition module. 
2) Switch Model 
There is one switch in the simulation. The architecture of 
such switch is illustrated in Figure 11. 
 
 
Figure 11 Switch Model 
The switch consists of SWPort, PriorityClassifier, 
HighPriQueue, LowPriQueue, Scheduler, Router, and 
ForwardRule modules. The detail of such modules is given 
below. 
 SWPort module represents physical ports of each switch 
which is used to retrieve a message from the 
communication network and forward such message to 
different ports according to its virtual link ID.  
 PriorityClassifier module takes a responsibility to classify 
received messages based on their priorities embedded in 
the messages, which could be either high or low priority. 
According to the use case configuration, there is only low 
priority messages transmitted in the simulated AFDX 
network. 
 HighPriQueue and LowPriQueue modules are 
implemented to store messages belonging to different 
priorities while waiting for being scheduled.  
 Scheduler module schedule messages according to high-
priority-first policy. 
 ForwardRule module stores forwarding table of messages 
of all virtual link IDs. The forwarding table is configured 
directly from the XML configuration file. 
 Router module consults with the ForwardRule module to 
forward messages of different virtual link IDs to 
appropriate switch ports to reach the destinations of the 
messages accordingly. 
B. System Configurations 
In this section, the simulation of the use case ADFX system 
model has been conducted on OMNeT++ [21] for an 
evaluation of the system performance. There are 3 test 
scenarios in this paper.  
 
 Synchronized System 
 Time drift (∆T) is set to 0µs as the system is assumed to 
be synchronized. 
 The traffic load is varied from 90% to 100% of the 
network capacity representing by different frame sizes of 
680 and 760 Bytes. It is noted that the traffic load here 
includes all overhead, such as 7-Byte Preamble, 1-Byte 
Start Frame Delimiter, and 12-Byte Inter-Frame Space. 
 
 Asynchronized System 
 The time drift is randomly introduced on some 
transmission slots to represent the asynchronized system. 
The time drift will be different and randomized for each 
VL. The time drift is generally less than 1µs. For the 
worst case evaluation, the time drift is set to 1µs. 
Therefore, on each transmission loop either +1µs, 0µs, or 
-1µs will be applied for each end system with a 
probability of 1/3 each.  
 The traffic load is also varied from 90% to 100% of the 
network capacity. 
 
 Asynchronized System with 10% of 500µs ES Jitter 
 The time drift is set to 1µs. Therefore, on each 
transmission loop either +1µs, 0µs, or -1µs will be 
applied for each end system with a probability of 1/3 
each.  
 The traffic load is varied from 90% to 100% of the 
network capacity. 
 ES jitter of 500µs has also been randomly inserted to each 
frame with the rate of 10% of all transmitted frames to 
observe the impact of ES jitter on the communication 
performance. 
 
 The system performance is evaluated in terms of 
 
 Average Absolute End-to-End Jitter: An average of absolute 
values of end-to-end jitter of each virtual link can be 
calculated in Equation (3). 
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 Average Reception Rate: Percentage of the number of 
successfully received frames by OBC and the total number 
of all transmitted frames in the system determined in 
Equation (4).  
 100
frames ed transmittofnumber   totalthe
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 Average Drop Rate: Percentage of the total number of 
frames dropped by the switch due to inadequate account 
credit for transmission and the total number of all 
transmitted frames in the system shown in Equation (5). The 
initial value and the upper limit of the account for VLi (ACi) 
by the standard can also be referred to Equation (6).   
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In addition, as time elapses, ACi is credited with a rate of 
i
i
BAG
S max .  
 Maximum Queue Length: The maximum number of frames 
waiting in the queue of each switch port. 
 
 Average Queue Length: The time average of the number of 
frames in the queue of each switch port, which can be 
determined in Equation (7). 
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All default parameters in the simulation are summarized in 
Table II.  
TABLE II 
DEFAULT PARAMETER VALUES IN THE SIMULATION 
Parameters Default Values 
ES scheduler Round Robin 
Switch scheduler Round Robin 
Switch port scheduler First-In-First-Out 
Buffer size 512 frames 
Switch processing time 10µs 
Traffic Load 90% and 100% 
Time drift -1µs, 0µs, and 1µs 
Random ES Jitter 0µs, and 500µs 
Bandwidth Allocation Gap  2ms 
Maximum Credit of the switch  10 x tx 
Number of VLs 32 VLs 
Communication Link Capacity  100Mbps 
IV. PERFORMANCE EVALUATION RESULTS AND ANALYSIS 
The simulation is conducted according to the pre-defined 
use case scenario presented in the previous section. Because 
the traffic policy plays a major role on forwarding or dropping 
data frames, the value of the maximum credit of the switch of 
each VL is crucial and needed to be appropriately calibrated. 
The following results show the impact of the maximum credit 
of the switch on the system performance. 
A. Impact of the Maximum Credit of the Switch 
Figures 12 and 13 show the impact of the maximum credit 
of the switch on the system performance in terms of the 
average reception rate and the average end-to-end jitter of all 
VLs in the system. The results are compared between the 
synchronized and asynchronized systems to observe the impact 
of time drift on the system performance.  In this scenario, the 
traffic load is set to 90% of the network capacity (680-Byte 
frame).  
 
 
Figure 12 System performance comparisons between the synchronized and 
asynchronized systems in term of average reception rate of all VLs 
In Figure 12, the result shows that the synchronized system 
achieves the higher reception rate compared to the 
asynchronized system. At low value of the maximum credit of 
the switch, the reception rate is also low, because there is a 
higher chance to discard some arrival frames due to inadequate 
account credit. The higher the maximum credit of the switch, 
on the other hand, makes the reception rate higher. In the 
synchronized system, the reception rate can reach 100% at the 
maximum credit of 504µs (9 times the transmission time of 
one frame), while the asynchronized system can achieve 100% 
reception rate at the maximum credit of 560µs (10 times the 
transmission time of one frame). This value can be explained 
as follows.  
On the emulator (EM) which generates 10 frames every 
1ms, in the worst case, one frame may be regulated after the 
other 9 frames. Therefore, the maximum ES jitter in this case 
can be up to 9 times the frame transmission time, which is 
equal to 504µs. Therefore, the synchronized system requires at 
least 504µs as the maximum credit to gain 100% frame 
 acceptance at the switch. In contrast, the time drift in the 
asynchronized system causes a time variation in the 
transmission, the higher value of the maximum credit is 
required, which is 560µs in this case. To avoid unnecessary 
frame discarding, the maximum credit of the switch is set to 10 
times the frame transmission time for the rest of the 
simulation. 
 
 
Figure 13 System performance comparisons between the synchronized and 
asynchronized systems in term of average end-to-end jitter of all VLs 
Figure 13 shows the performance comparison between the 
synchronized and the asynchronized systems in term of the 
average end-to-end jitter of all VLs. Regardless the value of 
the maximum credit of the switch, the asynchronized system 
experiences larger end-to-end jitter compared to the 
synchronized system, due to the impact of time drift. In 
addition, the larger maximum credit of the switch results in the 
lower end-to-end jitter in both systems.  
 
 
Figure 14 System performance comparisons of the asynchronized systems 
with different ES jitters in term of average reception rate of all VLs 
The impact of the ES jitter is also studied in the 
asynchronized system with a random insertion of either 250µs 
or 500µs ES jitter with an average rate of 10% of the total 
number of transmission frames in the system. The results in 
terms of the average reception rate and the average end-to-end 
jitter of all VLs in the system are shown in Figures 14 and 15, 
respectively. 
In Figure 14, the asynchronized system without ES jitter 
gains the highest reception rate, while the system with 500µs 
ES jitter experiences the lowest reception rate regardless the 
value of the maximum credit of the switch. The larger ES 
jitter, such as 500µs, causes the larger time variation in the 
frame transmission order. Therefore, the inter-arrival time of 
several frames sometimes is too short for the account credit of 
each VL on the switch to be recovered. As the results, such 
arrival frames have to be discarded by the switch. This results 
in the decrease of the average reception rate of the system.  
 
 
Figure 15 System performance comparisons of the asynchronized systems 
with different ES jitters in term of average end-to-end jitter of all VLs 
Figure 15 shows the results in term of the average end-to-
end jitter as the impact of the ES jitter. It is observed that the 
larger ES jitter results in the higher end-to-end jitter. As 
previously explained, the larger ES jitter causes the larger time 
variation in the frame transmission order. This also causes the 
larger difference in term of the end-to-end delay of two 
consecutively received frames of the same VL. Therefore, the 
end-to-end jitter becomes larger compared to the other cases. 
 
 
Figure 16 System performance comparisons of the synchronized systems with 
different traffic loads in term of average reception rate of all VLs 
Figures 16 and 17 compare the performance of the 
synchronized system with different traffic loads of 90% and 
100% of the link capacity in terms of the average reception 
rate and end-to-end jitter.  
As expected, the higher traffic load (larger frame size) 
makes the reception rate lower especially at the lower value of 
the maximum credit of the switch. However, by increasing the 
 value of the maximum credit, the reception becomes larger and 
can reach 100% in both cases as shown in the figure. 
 
Figure 17 System performance comparisons of the synchronized systems with 
different traffic loads in term of average end-to-end jitter of all VLs 
In term of the average end-to-end jitter, the system with the 
higher traffic load causes the larger end-to-end jitter due to the 
larger frame size. However, this end-to-end jitter reduces when 
the maximum credit increases. 
B. Impact of Network Load, Time Drift, and ES Jitter 
This section mainly emphasizes on the objectives of this 
paper regarding impacts of high network load, loose time 
synchronization, and unexpected events, which can be 
reflected by our proposed parameters; i.e. network load, time 
drift, and ES jitter. The detail performance evaluation results 
as an impact of these parameters are shown as follows. 
1) 90% traffic load (680-Byte frame) 
This case represents the network with high traffic load of 
90% of the network capacity (or 87% data traffic load 
excluding all system overhead). The performance evaluation 
results in term of the average reception and drop rates of this 
heavily-loaded network are shown in Figures 18 and 19, 
respectively. It is noted that the maximum credit of the switch 
in this case is set to 560µs, which is equal to 10 times of the 
frame transmission time as suggested in the previous section. 
 
Figure 18 Performance evaluations in term of average reception rate of the 
system with the total traffic load of 90% of the network capacity 
 
Figure 19 Performance evaluations in term of average drop rate of the system 
with the total traffic load of 90% of the network capacity 
 
Simulation Time (s) 
Figure 20 Sample of the account credit of VL31 (AC31) during the first 65ms 
of the transmission in the synchronized system 
 
Simulation Time (s) 
Figure 21 Sample of the account credit of VL31 (AC31) during the first 65ms 
of the transmission in the asynchronized system 
 
Simulation Time (s) 
Figure 22 Sample of the account credit of VL31 (AC31) during the first 65ms 
of the transmission in the asynchronized system with 500µs ES jitter 
Both the synchronized and asynchronized systems achieve 
100% reception rate. When the 500µs ES jitter is randomly 
inserted into the system, the system experiences some dropped 
frames with the maximum drop rate of 1.6% of the total 
number of transmission frames. The AFDX traffic policy on 
the switch manages frames very well regardless the loose of 
time synchronization even in heavily-load network. However, 
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 due to unexpected events such as randomly-inserted 500µs ES 
jitter which is huge compared to 1µs time drift in the 
asynchronized system, the traffic policy fails to accept all 
arrival frames at the switch due to inadequate account credit. 
The sample of the account credit of VL31 (AC31) during the 
first 65ms of the transmission in the synchronized system, 
asynchronized system, and asynchronized system with 500µs 
ES jitter are illustrated in Figures 20 – 22, respectively.  It can 
be observed that the AC31 is always high enough to accept the 
next arrival frame in both synchronized and asynchronized 
systems. In contrast, there is one frame discarded by the switch 
at time 53ms in the asynchronized system with 500µs ES jitter. 
However, the drop rate of the worst case is still less than 1.6%.  
 
Figure 23 Performance evaluations in term of average end-to-end jitter of the 
system with the total traffic load of 90% of the network capacity 
Figure 23 shows the performance evaluation results in term 
of the average end-to-end jitter of different simulation 
scenarios with the traffic load of 90% of the network capacity. 
No end-to-end jitter is observed in the synchronized system. 
When 1µs time drift is introduced in the asynchronized system, 
the end-to-end jitter is observed. Due to the randomly inserted 
time drift, the order of transmission frames has been altered, 
and hence makes a variation in term of end-to-end delay of all 
transmission frames. Therefore, this results in end-to-end jitter. 
As expected, the end-to-end jitter is also observed in the 
asynchronized system with 500µs ES jitter. Due to the larger 
time variation as the result from the ES jitter, the end-to-end 
jitter in this case becomes the largest compared to the other 
two cases. However, the maximum end-to-end jitter in all 
cases of loose time synchronization and unexpected events is 
less than 90µs and far less than the recommend end-to-end 
jitter in the standard of 500µs.  
The performance evaluation in term of the queue length of 
different simulation scenarios with the traffic load of 90% is 
shown in Table III. Since the transmission time of each frame 
is larger than switch processing time (10µs), there is no frame 
stuck in the input queue of the switch and the maximum queue 
length of port 0-6 is always 1 in the synchronized system. 
However, due to time drift and ES jitter, the order of frames 
may be altered and results in a bit larger in term of the 
maximum queue length of the port 6 which can be observed in 
Table III. In addition, the maximum queue length of the switch 
output port 7 is equal to 6 frames. The similar trend of the 
average queue length can also be observed in Table III.   
 
TABLE III 
PERFORMANCE EVALUATION IN TERM OF QUEUE LENGTH OF THE SYSTEM WITH 
THE TOTAL TRAFFIC LOAD OF 90% OF THE NETWORK CAPACITY 
Port 
680Bytes 
680Bytes with Time 
Drift 
680Bytes with Time 
Drift and ES Jitter 
Max Average Max Average Max Average 
0 1 0.00999934 1 0.00831446 1 0.011074355 
1 1 0.01999848 1 0.017487688 1 0.016842905 
2 1 0.02999742 1 0.026075784 1 0.021923356 
3 1 0.03999616 1 0.034495723 1 0.028029617 
4 1 0.049994701 1 0.043243459 1 0.033834786 
5 1 0.059993041 1 0.052723937 1 0.040198779 
6 1 0.013998236 2 0.035567554 2 0.027063617 
7 6 3.972677694 6 3.972459382 6 3.579986591 
 
 
Figure 24 Performance evaluations in term of average reception rate of the 
system with the total traffic load of 100% of the network capacity 
 
Figure 25 Performance evaluations in term of average drop rate of the system 
with the total traffic load of 100% of the network capacity 
2) 100% traffic load (760-Byte frame) 
This scenario represents the worst case of the heavily-
loaded network. The traffic load is increased from 90% to 
100% of the network capacity (or from 87% to 97% data 
traffic load excluding all system overhead) to study an impact 
of a fully-loaded network. The performance evaluation results 
in term of reception and drop rates are shown in Figures 24 
 and 25. The maximum credit of the switch is increased to 
624µs (10 times of the frame transmission time) due to the 
larger frame size of 760 Bytes. 
There is no effect of loose time synchronization as both the 
synchronized and asynchronized systems achieve 100% 
reception rate due to the proper calibrating of the maximum 
credit of the switch. In case of unexpected events when the 
500µs ES jitter is randomly inserted into the system, the 
system experiences frame drop rate up to 1.6% of the total 
number of transmission frames. Due to the larger ES jitter, the 
account credit of VLs may not be recovered in time when the 
new frame arrived at the switch and hence such frame has to 
be discarded. 
 
 
Figure 26 Performance evaluations in term of average end-to-end jitter of the 
system with the total traffic load of 100% of the network capacity 
The performance evaluation results in term of the average 
end-to-end jitter of different simulation scenarios with the 
traffic load of 100% are shown in Figure 26. The synchronized 
system experiences no end-to-end jitter, while the 
asynchronized system with 500µs ES jitter experiences the 
largest end-to-end jitter.  The ES jitter makes the large time 
variation and result in end-to-end jitter compared to the other 
systems. The maximum end-to-end jitter in all cases is less 
than 140µs and far less than the recommend end-to-end jitter 
in the standard. 
 
TABLE IV 
PERFORMANCE EVALUATION IN TERM OF QUEUE LENGTH OF THE SYSTEM WITH 
THE TOTAL TRAFFIC LOAD OF 100% OF THE NETWORK CAPACITY 
Port 
760Bytes 
760Bytes with Time 
Drift 
760Bytes with Time 
Drift and ES Jitter 
Max Average Max Average Max Average 
0 1 0.009999276 1 0.008314406 1 0.018140319 
1 1 0.019998352 1 0.017487577 1 0.021667653 
2 1 0.029997228 1 0.026075617 1 0.023686672 
3 1 0.039995904 1 0.034495502 1 0.027642473 
4 1 0.049994381 1 0.043243183 1 0.031547401 
5 1 0.059992657 1 0.052723599 1 0.035533642 
6 1 0.007598994 1 0.029168167 1 0.016578222 
7 6 4.458364391 6 4.458256938 6 4.086897127 
The performance evaluation in term of the queue length of 
different simulation scenarios with the traffic load of 100% is 
also shown in Table IV. The maximum queue length of port 0-
6 is always 1 in all systems since the frame transmission time 
is larger than switch processing time. The maximum output 
queue length is still maintained at 6 frames as in the previous 
case. 
V. CONCLUSION 
According to the simulation results from the previous 
chapter, AFDX for space on-board data networks has shown a 
promising outcome to provide deterministic communications, 
which is crucial on satellite and spacecraft communications.   
The performance evaluation has been done based on the 
impact of different traffic loads, time drifts, and ES jitters. The 
performance evaluation results show that the higher traffic 
load does not make a significant impact on the system 
performance in term of the average reception rate, drop rate 
and the average end-to-end jitter if an appropriated value of 
the maximum credit of the switch is deployed. For example, 
the reception rate can reach 100% in most cases. 
The 500µs ES jitter representing unexpected events, in 
contrast, can make a small impact on both the average end-to-
end jitter and the average reception rate. Due to a huge time 
variation caused by the ES jitter, the switch account credit may 
not be recovered fast enough to accept the new arrival frames 
and the average end-to-end delay of all frames cannot be 
maintained to be constant. For these reasons, it results in the 
larger frame dropping rate and higher average end-to-end 
jitter. However, the drop rate is only up to 1.6% even when the 
worst case of the 500µs ES jitter is inserted into the system. In 
addition, the maximum end-to-end jitter experienced by all 
frames is less than 140µs.  
To get rid of the impact of the 500µs ES jitter on the 
average reception rate, the larger value of the maximum credit 
on the switch is required. With an implementation of the larger 
maximum credit on the AFDX switch, the average end-to-end 
delay will be larger as well. This becomes a trade-off between 
communication reliability and delay.   
There are increasing research activities proposed to 
investigate further development and application for the future 
space missions. The paper represents an initial activity for the 
many to follow. 
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